Test interface simulation optimizes test interfaces. Signal integrity simulation shows test interface performance. Provides PCB layouts and ensures optimum overall test interfaces. Dedicated simulations may be applied. Verification simulation is a post-layout solution that uses a library of previously simulated models to determine whether an interface meets bandwidth requirements. A limited amount of optimization that compares the PCB material and contactor type also can be incorporated. Interface features can be customized, such as component footprints, contactors and trace topology. Optimization simulation is a 3-D electromagnetic system-level method of ensuring the test interface works the first time.

Multitest, www.multitest.com

• Prev
• Next