caLogo
Enterprise 3000 v. 8.2 is an automated DfM verification tool for PCB design. Is said to cut processing time 25%, while memory management improvements enable analysis of larger designs than previously possible. The new version also incorporates functionality that improves the system’s ease-of-use, simplifies the DfM analysis preparation process and improves upon filtering capabilities. Provides new analysis verification for HDI designs through the integration of net integrity, electrical return path, and via stack count for HDI designs. Via Stack Count verification is used to locate likely microvia fractures and return path validation. Also enables wire bond and die pad netlist validation. A new design preparation rule set module makes preparing a design an order of magnitude faster and easier than using traditional automation techniques. Attributes are now provided with a complete and meaningful name, making it easier for DfM users to setup and be productive. Analysis for thermal impact of embedded pads has been improved to calculate the percentage of perimeter for the covered area to minimize incorrect identification of DFM issues. 
 
Valor Computerized Systems Ltd., valor.com
Submit to FacebookSubmit to Google PlusSubmit to TwitterSubmit to LinkedInPrint Article
Don't have an account yet? Register Now!

Sign in to your account