The Effect of Filling Via-In-Pad Print E-mail
User Rating: / 0
PoorBest 
Written by Chrys Shea et al   
Wednesday, 31 January 2007 19:00

The Effect of Filling Via in Pad

The debate on the effect of voiding on BGA reliability has continued for years. Many PCB assemblers strive to minimize voiding, particularly with the advent of lead-free processing and in fine feature area array devices.  Although solder pastes have been designed to minimize voiding, and processing guidelines exist to mitigate void formation during reflow processing, the presence of a microvia in a PWB pad can contribute significantly to void formation. It is believed that the depression in the pad caused by the microvia traps air during the stencil printing process, and the air cannot fully escape during reflow.

A process of filling the vias with copper at the board fabrication phase, thereby eliminating the depression that contributes to voids, was tested for its effectiveness in void mitigation during assembly. The test compares the voiding results of filled vias with those of unfilled vias and flat pads with no vias at all. The test vehicle and methods, as well as the results of the tests are presented and discussed in detail.


blog comments powered by Disqus
Last Updated on Tuesday, 28 June 2011 13:12
 

Columns

What’s Driving Electronics Packaging and Assembly Trends?

Multi-die configurations and a switch to copper wires are rampant, and supercomputers are why.

Read more...
 
Bridging at Reflow

What causes it, and can it be eliminated?

Read more...
 

Features

Current Trends in Conformal Coatings

Custom formulations have become the norm.

Read more...
 
The Worldwide Industrial Electronics Assembly Markets Defined

Test, clean energy and process control represent huge potential for EMS.

Read more...
 

Search

Search

Login

CB Login

Language

Language

English French German Italian Portuguese Russian Spanish
 

Products

Corelis Releases ScanExpress v. 7.7 Boundary Scan Suite
ScanExpress version 7.7 boundary scan tool suite includes improved constraints handling, support for multi-core devices, and new JTAG Embedded Test support for additional Freescale and Texas...